


Functional Block Diagram

CK0, /CK0 → PLL*

* Wire per clock loading table/wiring diagrams

Notes:

1. DQ-to-I/O wiring may be changed within a byte
2. DQ/DQS/DM/CKE/S relationships must be maintained as shown.
3. DQ/DQS resistors should be 18 Ohms.
4. VDDID strap connections (for memory device VDD, VDDQ);
Strap out (open) : VDD=VDDQ
Strap In (Vss) : VDD≠VDDQ
5. /RS0 and /RS1 alternate btw the back and front sides of the DIMM
6. Address and control resistors should be 22 Ohms